HCLTech Vietnam is looking for a talented Instrument System Software Engineer to join our team in Hanoi. You will play a key role in supporting the development, validation, and maintenance of mission-critical instruments for product verification and testing in New Product Introduction (NPI) and Mass Production (MP) phases
.
Key Responsibilities
Design & Validation: Develop and validate software/firmware for advanced design verification instruments
.
System Integration: Perform debug, triage, and bring-up of instruments to support local factory integration and deployment
.
FPGA & AI Innovation: Conduct backend FPGA RTL simulation and develop GenAI/Agentic AI tooling to enhance engineering efficiency
.
Technical Partnership: Translate complex, evolving requirements into concrete engineering specifications for global stakeholders

What We Are Looking For
Education: Master's degree in Computer Science, Computer Engineering, or Electrical Engineering (with a focus on AI/ML) from a top-tier university
.
Programming Expertise: Strong proficiency in modern systems programming languages (C++, Swift, or Rust) and embedded system interfaces (I2C, SPI, UART, USB, ETC.)
.
Scripting & Environment: Solid experience with Linux and scripting languages (Python/Lua/Bash)
.
FPGA Skills: Experience in the design and verification of FPGA RTL components using SystemVerilog
.
AI/ML Knowledge: Functional literacy in AI/ML lifecycles and practical experience with LLM tools (e.g., ChatGPT, Claude) to drive process improvements
.
Soft Skills: Strong analytical problem-solving skills and excellent communication in both English and Vietnamese
.
Preferred Qualifications
Experience in modern macOS programming (Swift, SwiftUI)
.
Hands-on experience in building and deploying Agentic AI tools
.
Modern Altera FPGA experience
.
Ability to communicate in Chinese
.
Working Environment
Flexibility: This role requires occasional on-site support at the factory during build phases, with the ability to work from the office during non-build periods
.
Collaboration: Candidates must be available for a few hours of overlap with global engineering teams (CPTO) to ensure seamless regional collaboration
.